The authors proposed a formation mechanism of Ge nanocrystals embedded in the dielectric by using Si 1.33 Ge 0.67 O 2 and Si 2.67 Ge 1.33 N 2 films for nonvolatile memory application in this study. Because of internal competition reaction, this formation process reduced the thermal budget and eliminated the use of high pressure H 2 treatment or steam process. In this research, the preannealing capping oxide step is a critical process for nonvolatile memory effect. Transmission electron microscope shows the shape and density of nanocrystals in the dielectric. Moreover, the memory structure with Ge nanocrystal embedded in SiN x has better charge storage ability and data retention than Ge nanocrystal embedded in SiO x . © 2007 American Institute of Physics. ͓DOI: 10.1063/1.2779931͔
The nonvolatile memory ͑NVM͒ for portable electronic productions is an important industrial semiconductor because of its superiority in low-power consumption, low cost, highmemory capacity, and enough data retention.
1,2 The conventional NVM with floating gate ͑FG͒ structure, however, cannot efficaciously prevent data loss in terms of reliability trials for future scaling down process. 3, 4 Due to the discrete charge storage nodes acting as charge trapping layer to reform drawbacks of conventional FG memory, the NVMs using various semiconductor nanocrystals have been widely investigated in the past few years, such as silicon ͑Si͒, germanium ͑Ge͒, and zinc oxide ͑ZnO͒ nanocrystals. 2, 5 Moreover, the Ge nanocrystal has better memory performance than Si and ZnO nanocrystals because of its smaller energy band gap ͑ϳ0.6 eV͒ and higher dielectric constant ͑ϳ16.0, i.e., stronger coupling with the conduction channel͒. According to the current research, the self-assembled and direct growth of Ge nanocrystals embedded in SiO 2 layer has successfully been implemented. 2, 6 The self-assembled method was reported by many previous studies because it could control better density and size of nanocrystals than direct growth. 2, 7 Nevertheless, the self-assembled method must need a high temperature ͑ϳ900-1100°C͒ with long duration ͑ϳ30-60 min͒ oxidation process to anneal the charge trapping layer which is generally deposited by various ratios of SiGe layer, and an overoxidation phenomenon of Ge nanocrystals is often obtained after foregoing oxidation process. 8 Hence, a redox step must be added to the formation flow of Ge nanocrystal by using an additional high pressure H 2 treatment or steam process. 9, 10 We therefore undertook a different line of investigation to shun the disadvantages of self-assembled method and reduce thermal budget. Our investigation focused on the use of silicon-germanium oxide ͑SiGeO͒ and silicon-germanium nitride ͑SiGeN͒ thin films to form high density and good spatial distribution of Ge nanocrystals embedded in the dielectric for NVM application. In this letter, we also found that preannealing capping oxide ͑PACO͒ was a critical step for formation and electronic characteristics of Ge nanocrystals.
The fabrication of NVM structure was started with a thermal dry oxidation at 950°C to form a tunnel oxide about 5 nm on p-type ͑100͒ Si wafer which had been removed native oxide and particles by RCA process, and then a 10-nm-thick charge tapping layer was deposited by reactive sputtering of Si 0.5 Ge 0.5 alloy target in the Ar/ O 2 ͓24/ 2 SCCM ͑SCCM denotes cubic centimeter per minute at STP͔͒ ambiance at room temperature. This step could obtain a Si 1.33 Ge 0.67 O 2 layer which the ratio of atom concentration was analyzed by x-ray photoelectron spectroscopy. Besides, we used nitrogen ͑N 2 , 20 SCCM͒ to act for O 2 to form Si 2.67 Ge 1.33 N 2 layer during sputtering process in order to lead in nitride improved charge storage ability. 11 Before rapid thermal annealing ͑RTA͒ process at 900°C for 30 s in the N 2 ambiance, the Si 1.33 Ge 0.67 O 2 and Si 2.67 Ge 1.33 N 2 layers must be capped by a 20-nm-thick oxide using a plasma enhanced chemical vapor deposition ͑PECVD͒ system at 300°C ͑this step was called PACO͒. The RTA process was performed to cause the self-assembly of Ge nanocrystal in the charge trapping layer. After RTA process, a 20-nm-thick blocking oxide was deposited by PECVD and then deposited Al gate electrodes to form a metal/oxide/insulator/oxide/ silicon ͑MOIOS͒ structure. Transmission electron microscope ͑TEM͒ analysis was assumed for microstructure of Ge nanocrystals. Electrical characteristics of the capacitancevoltage ͑C-V͒ hysteresis were also measured by HP4284 precision LCR meter with high frequency of 1 MHz. crystal embedded in SiN x ͑use of PACO step͒, and ͑3͒ Ge nanocrystal embedded in SiO x ͑no use of PACO step͒. In this case, memory window for C-V measurement was influenced by PACO process, as shown in Fig. 1͑a͒ , because the Ge atoms of charge trapping layer had outdiffused phenomenon during RTA process by secondary ion mass spectrometer ͑SIMS͒ analysis, as shown in Fig. 2. 12,13 Hence, we must use the PACO step to avoid Ge atom outdiffusion and keep higher Ge concentration in the charge trapping layer to get better charge storage ability. From Fig. 1͑b͒ , it is found that the memory windows of ͑1͒ and ͑2͒ exhibit 2.8 and 3.2 V, respectively. Due to the electronic property of SiN x ͑e.g., high dielectric constant and additional trapping states͒, structure ͑2͒ has better charge efficiency than structure ͑1͒. Figure 3͑a͒ shows a cross-sectional TEM image of structure ͑1͒ containing spherical and separated Ge nanocrystals. The average diameter of the nanocrystals is approximately 5 -6 nm and the area density of the nanocrystals is estimated to be about 1.73ϫ 10 12 cm −2 by TEM analysis. For the formation of Ge nanocrystals, the Gibbs free energy of Si-O and Ge-O at 900°C, are about −805 and −666 kJ mol −1 , respectively.
14 Because of the smaller Gibbs free energy of Si-O compared with Ge-O, the oxygen atoms can interact with Si atom easier than with Ge atom in the Si 1.33 Ge 0.67 O 2 layer during the RTA process. It can be considered that an internal competition reaction will induce self-assembled of Ge nanocrystals in the Si 1.33 Ge 0.67 O 2 layer, which is dependent on the amount of oxygen of charge trapping layer. Therefore, Ge nanocrystals could be formed at lower thermal budget and no use of further high pressure H 2 treatment or steam process in our experimental method.
We also use the internal competition reaction for Si 2.67 Ge 1.33 N 2 layer to form Ge nanocrystal embedded in SiN x , as shown in the cross-sectional TEM image of Fig.  3͑b͒ . The average diameter of the nanocrystals is approximately 7 -8 nm and the area density of the nanocrystals is estimated to be about 1.12ϫ 10 12 cm −2 by TEM analysis. Besides, the charge trapping layer contains SiN x matrix which increase trapping states to improve charge storage capacity ͓as shown in Fig. 1͑b͔͒ and program/erase efficiency.
The retention of nonvolatile nanocrystal memory structure with ͑1͒ and ͑2͒ are illustrated in Fig. 4 . The retention mensuration was performed at room temperature by operating a ±15 V gate voltage stress for 10 s and measured up to The charge holding ratio of structure ͑1͒ is 7% and that of structure ͑2͒ is 20% after 10 6 s. 10 4 s. The flatband voltage shift ͑⌬V fb ͒ was obtained by comparing the C-V curves from a charged carrier state and the quasineutral state. We find that the charge holding ratio of structure ͑2͒, 20%, is better than that of structure ͑1͒, 7%, after 10 6 s by analyzing the extrapolation value of retention data ͓dotted dashed line for ͑1͒ and dotted line for ͑2͒ of Fig.  4͔ . Because structure ͑2͒ provided trapping states of SiN x for charging carriers, this result could reduce the Coulomb blockade effect of charge trapping layer leading to lower tunneling probability between tunnel oxide and conduction channel under retention state. 15 Hence, the nanocrystals combined with SiN x matrix can improve the performance of nonvolatile nanocrystal memory in our investigation.
In conclusion, we successfully fabricated the Ge nanocrystals embedded in the dielectric by using the selfassembled characteristics of Si 1.33 Ge 0.67 O 2 and Si 2.67 Ge 1.33 N 2 , and cut down thermal budget. The overoxidation phenomenon of Ge nanocrystals could be prevented through different Gibbs free energies of compounds. The Ge nanocrystals combined with SiN x matrix showed better electronic performance for nonvolatile memory application. In addition, this fabrication technique can be compatible with current manufacturing process of the integrated circuit.
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